Visitors Now:
Total Visits:
Total Stories:
Profile image
By OLED-Info (Reporter)
Contributor profile | More stories
Story Views

Now:
Last Hour:
Last 24 Hours:
Total:

Everspin announces a new MRAM chip with Quad SPI interface

Tuesday, February 26, 2013 4:11
% of readers think this story is Fact. Add your two cents.

(Before It's News)

EverSpin logoEverspin announced a new MRAM chip, the 1-Megabit serial MR10Q010 that features a Quad-SPI interface. Quad SPI, which has four serial I/O paths, is an evolutionary upgrade from SPI (that has a single I/O path). Everspin expects the new part, which has a 104 MHz clock speed with 52 MBps read/write bandwidth, to be used in applications that require high frequency, high-performance writes of most critical data.

The MR10Q010 MRAM offers read/write bandwidth comparable to parallel I/O MRAM but with a significant savings in pins and allows execute in place (XIP) operation. The chip includes a complete command set for Quad SPI operations including fast reads and writes in which address and data are input on all four I/Os to reduce clock cycles. The part comes in a cost-effective, low pin count 16-pin SOIC package – a savings of 20 pins over parallel interfaces – that supports low voltage levels with separate VDDQ for I/O. It is compatible with future high-density Quad SPI packages that Everspin is planning to introduce.



Source:

Report abuse

Comments

Your Comments
Question   Razz  Sad   Evil  Exclaim  Smile  Redface  Biggrin  Surprised  Eek   Confused   Cool  LOL   Mad   Twisted  Rolleyes   Wink  Idea  Arrow  Neutral  Cry   Mr. Green

Top Stories
Recent Stories

Register

Newsletter

Email this story
Email this story

If you really want to ban this commenter, please write down the reason:

If you really want to disable all recommended stories, click on OK button. After that, you will be redirect to your options page.